# **Power MOSFET**

20 V, +0.63/-0.82 A, SC-88 Complementary, ESD Protected

#### **Features**

- Complementary N- and P-Channel MOSFET
- Small Size Dual SC-88 Package
- Reduced Gate Charge to Improve Switching Response
- Independently Connected Devices to Provide Design Flexibility
- This is a Pb-Free Device

## **Applications**

- DC-DC Conversion Circuits
- Load/Power Switching with Level Shift

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

P	Symbol	Value	Unit			
Drain-to-Source Vo	V <sub>DSS</sub>	20	V			
Gate-to-Source Vol	$V_{GS}$	±12	V			
N-Channel	Ctoody Ctoto	T <sub>A</sub> = 25°C	I <sub>D</sub>	0.63	Α	
Continuous Drain Current (Note 1)	Steady State	T <sub>A</sub> = 85°C		0.46		
	t≤5s	T <sub>A</sub> = 25°C		0.72		
P-Channel	Cta a di Ctata	T <sub>A</sub> = 25°C	I <sub>D</sub>	-0.82	Α	
Continuous Drain Current (Note 1)	Steady State	T <sub>A</sub> = 85°C		-0.59		
	t ≤ 5 s	T <sub>A</sub> = 25°C		-0.93		
Power Dissipation	Steady State	T 05°C	P <sub>D</sub>	0.27	W	
(Note 1)	t ≤ 5 s	T <sub>A</sub> = 25°C		0.35		
Pulsed Drain	N-Ch	to 10	I <sub>DM</sub>	1.3	Α	
Current	P-Ch	tp = 10 μs		-1.6		
Operating Junction a	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C			
Source Current (Boo	I <sub>S</sub>	0.46	Α			
Lead Temperature for 1/8" from case for 1	TL	260	°C			

#### THERMAL RESISTANCE RATINGS

January, 2008 - Rev. 0

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	460	°C/W
Junction-to-Ambient – t ≤ 5 s (Note 1)	$R_{\theta JA}$	357	
Junction-to-Lead (Drain) - Steady State (Note 1)	$R_{\theta JL}$	226	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).




# ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Max	I <sub>D</sub> Max
N-Ch	375 mΩ @ 4.5 V	0.63 A
20 V	445 mΩ @ 2.5 V	0.03 A
P-Ch	300 mΩ @ -4.5 V	-0.82 A
-20 V	500 mΩ @ -2.5 V	-0.02 A

## SC-88 (SOT-363) (6-Leads)



# **MARKING DIAGRAM & PIN ASSIGNMENT**





TG = Specific Device Code

= Date Code M = Pb-Free Package

(Note: Microdot may be in either location)

## **ORDERING INFORMATION**

Device	Package	Shipping†
NTJD3158CT1G	SC-88 (Pb-Free)	3000/Tape & Reel
NTJD3158CT4G	SC-88 (Pb-Free)	10000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	N/P	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS (Note 3)								
Drain-to-Source	V <sub>(BR)DSS</sub>	N	V 0V	I <sub>D</sub> = 250 μA	20			V
Breakdown Voltage		Р	$V_{GS} = 0 V$	$I_D = -250 \mu A$	-20			1
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>			•		22		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	N	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 1	16 V			1.0	μΑ
-		Р	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -	16 V			1.0	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	N	$V_{DS} = 0 \text{ V}, V_{GS} = \pm$	12 V			±10	μΑ
		Р	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 4.5 \text{ V}$				±1.0	1
		Р	$V_{DS} = 0 \text{ V}, V_{GS} = \pm$			6.0		1
ON CHARACTERISTICS (Note 2)					ı	I		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	N	I <sub>D</sub> = 250 μA		0.6		1.5	V
-	5.5()	Р	I <sub>D</sub> = -250 μA		-0.45			
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	N	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 0.63 A			290	375	mΩ
	23(01)	Р	V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -0.88 A			255	300	1
		N	$V_{GS} = 2.5 \text{ V}, I_D = 0.$			360	445	1
		Р	$V_{GS} = -2.5 \text{ V}, I_D = -0.71 \text{ A}$			345	500	1
Forward Transconductance	9FS	N	$V_{DS} = 4.0 \text{ V}, I_{D} = 0.$			2.0		S
	0.0	Р	$V_{DS} = -10 \text{ V}, I_{D} = -0$			3.0		
CHARGES, CAPACITANCES AND	GATE RESIS	TANCE			<u>I</u>		1	1
Input Capacitance	C <sub>ISS</sub>	N	V <sub>DS</sub> = 20 V			33	46	pF
	100	Р		V <sub>DS</sub> = -20 V		155		•
Output Capacitance	Coss	N		V <sub>DS</sub> = 20 V		13	22	
	-033	Р	$f = 1 MHz, V_{GS} = 0 V$	V <sub>DS</sub> = -20 V		25		
Reverse Transfer Capacitance	C <sub>RSS</sub>	N		V <sub>DS</sub> = 20 V		2.8	5.0	1
The verse manerer capacitance	P			V <sub>DS</sub> = -20 V		18		
Total Gate Charge	Q <sub>G(TOT)</sub>	N	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 10 V,	_		1.3	3.0	nC
Total Gate Offarge	<b>□</b> G(101)	P	$V_{GS} = -4.5 \text{ V}, V_{DS} = -15 \text{ V},$			2.2	0.0	
Gate-to-Source Charge	Q <sub>GS</sub>	N	$V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V},$			0.2		
date to course charge	₩GS	P	$V_{GS} = -4.5 \text{ V}, V_{DS} = -15 \text{ V},$ $V_{GS} = -4.5 \text{ V}, V_{DS} = -15 \text{ V},$			0.5		
Gate-to-Drain Charge	Q <sub>GD</sub>	N	$V_{GS} = 4.5 \text{ V}, V_{DS} = 10 \text{ V},$			0.4		ł
Gate-to-Drain Charge	QGD	P	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V},$ $V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V},$			0.4		
SWITCHING CHARACTERISTICS (	Note 3)	' '	vGS +.5 v, vDS10 v,	ı <sub>D</sub> = -0.00 А		0.00	<u> </u>	<u> </u>
Turn-On Delay Time	· · ·	ΙN				83		ns
Rise Time	t <sub>d(ON)</sub>	┤ `` │	$V_{GS}$ = 4.5 V, $V_{DD}$ = 10 V, $I_{D}$ = 0.5 A, $R_{G}$ = 20 $\Omega$			227	-	113
Turn-Off Delay Time		-				786	-	1
Fall Time	t <sub>d(OFF)</sub>	-				506		1
Turn-On Delay Time	t <sub>f</sub>	P				5.8		1
Rise Time	t <sub>d(ON)</sub>		$V_{GS}$ = -4.5 V, $V_{DD}$ = -10 V, $I_{D}$ = -0.5 A, $R_{G}$ = 20 $\Omega$					-
Turn-Off Delay Time	t <sub>r</sub>	-				6.5		-
Fall Time	t <sub>d(OFF)</sub>	-				13.5 3.5		1
DRAIN-SOURCE DIODE CHARAC	t <sub>f</sub>					ა.5	<u> </u>	<u> </u>
		N.I		In = 0.00 A		0.76	1 1	V
Forward Diode Voltage	$V_{SD}$	N	$V_{GS} = 0 \text{ V}, T_J = 25^{\circ}\text{C}$	I <sub>S</sub> = 0.23 A		0.76	1.1	٧ ا
			P V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125°C	$I_S = -0.48 \text{ A}$		-0.8	-1.2	4
		P		I <sub>S</sub> = 0.23 A		0.63		4
		۲		$I_S = -0.48 \text{ A}$		-0.66		

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

# TYPICAL PERFORMANCE CURVES (N–Ch) ( $T_J = 25$ °C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Temperature




Figure 4. On-Resistance vs. Drain Current and Temperature




Figure 5. On-Resistance Variation with Temperature




Figure 6. Capacitance Variation

# TYPICAL PERFORMANCE CURVES (N-Ch) (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 7. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 8. Diode Forward Voltage vs. Current

# TYPICAL PERFORMANCE CURVES (P-Ch) (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 9. On-Region Characteristics




Figure 10. Transfer Characteristics




Figure 11. On-Resistance vs. Drain Current and Temperature




Figure 12. On-Resistance vs. Drain Current and Gate Voltage




Figure 13. On-Resistance Variation with Temperature





Figure 14. Drain-to-Source Leakage Current vs. Voltage

# TYPICAL PERFORMANCE CURVES (P-Ch) (T $_{J}$ = 25°C unless otherwise noted)



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

# Figure 15. Capacitance Variation




Figure 17. Resistive Switching Time Variation vs. Gate Resistance




Figure 16. Gate-to-Source Voltage vs. Total Gate Charge






Figure 18. Diode Forward Voltage vs. Current

#### PACKAGE DIMENSIONS

# SC-88/SC70-6/SOT-363

CASE 419B-02 **ISSUE W** 





#### NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH
- 3. 419B-01 OBSOLETE, NEW STANDARD 419B-02.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.80	0.95	1.10	0.031	0.037	0.043	
A1	0.00	0.05	0.10	0.000	0.002	0.004	
А3		0.20 REF			0.008 REF		
b	0.10	0.21	0.30	0.004	0.008	0.012	
С	0.10	0.14	0.25	0.004	0.005	0.010	
D	1.80	2.00	2.20	0.070	0.078	0.086	
E	1.15	1.25	1.35	0.045	0.049	0.053	
е		0.65 BSC			0.026 BSC		
L	0.10	0.20	0.30	0.004	0.008	0.012	
HE	2.00	2.10	2.20	0.078	0.082	0.086	

STYLE 26: PIN 1. SOURCE 1 2. GATE 1

- 3. DRAIN 2
- 4. SOURCE 2
- GATE 2
- 6. DRAIN 1

## **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered traderlands of semiconductor. Components industries, ICC (SCILLC) solution (serves the right to make so characteristics) are to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifically disclaims can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative